October 2001 Revised May 2005

FAIRCHILD

SEMICONDUCTOR

74ALVC16244 Low Voltage 16-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs

General Description

The ALVC16244 contains sixteen non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The 74ALVC16244 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The 74ALVC16244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V–3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs

■ t_{PD}

- 3.0 ns max for 3.0V to 3.6V V_{CC} 3.5 ns max for 2.3V to 2.7V V_{CC}
- 6.0 ns max for 1.65V to 1.95V V_{CC}
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latch-up conforms to JEDEC JED98
- ESD performance: Human body model > 2000V
 - Machine model > 200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


Ordering Code:

Order Number	Package Number	Package Description
74ALVC16244GX (Note 2)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]
74ALVC16244MTD (Note 3)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Note 2: BGA package a	vailable in Tane and Reel	only

Note 2: BGA package available in Tape and Reel only.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



74ALVC16244 Low Voltage 16-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs

Connection Diagrams

Pin Assignment for TSSOP			
1			1
ΘE ₁ —		48	
0 ₀ —	2	47	— I ₀
0 ₁ —	3	46	— կ
GND —	4	45	— GND
0 ₂ —	5	44	- 1 ₂
0 ₃ —	6	43	— I ₃
v _{cc} —	7	42	— v _{cc}
0 ₄ —	8	41	- 1 ₄
0 ₅ —	9	40	- 1 ₅
GND —	10	39	— GND
0 ₆ —	11	38	— I ₆
0 ₇ —	12	37	- 1 ₇
0 ₈ —	13	36	— I ₈
0 ₉ —	14	35	_ i_9
GND —	15	34	— GND
0 ₁₀ —	16	33	-40
0 ₁₁ -	17	32	-41
v _{cc} —	18	31	— v _{cc}
0 ₁₂ —	19	30	— I _{1 2}
0 ₁₃ —	20	29	— I _{1 3}
GND -	21	28	— GND
0 ₁₄ —	22	27	— I ₁₄
0 ₁₅ —	23	26	— 4 ₁₅
OE ₄ -	24	25	$-\overline{OE}_3$

Pin Assignment for FBGA

	1	2	3	4	5	6
A	0	0	0	0	0	0
В		0				
С	0	0	0	0	0	0
Δ	0	0	0	0	0	0
ш	0	0	Ο	0	0	0
ш	0	0	Ο	0	0	0
G	0	0	Ο	0	0	0
н	0	0	0	0	0	0
ſ	0	0	0	0	0	0

(Top Thru View)

Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
I ₀ —I ₁₅	Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	\overline{OE}_2	NC	I ₀
В	O ₂	0 ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	I ₃	I ₄
D	0 ₆	0 ₅	GND	GND	I ₅	I ₆
E	O ₈	07	GND	GND	1 ₇	l ₈
F	0 ₁₀	0 ₉	GND	GND	l ₉	I ₁₀
G	0 ₁₂	0 ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
н	O ₁₄	O ₁₃	NC	NC	I ₁₃	I ₁₄
J	0 ₁₅	NC	\overline{OE}_4	OE ₃	NC	I ₁₅

Truth Tables

Inp	outs	Outputs
OE ₁	I ₀ –I ₃	O ₀ –O ₃
L	L	L
L	Н	н
Н	Х	Z
Ing	outs	Outputs
OE ₃	I ₈ -I ₁₁	0 ₈ –0 ₁₁
L	L	L
L	Н	н
н	Х	Z
Ing	outs	Outputs
OE ₂	I ₄ -I ₇	0 ₄ -0 ₇
L	L	L
L	Н	н
Н	Х	Z
Ing	outs	Outputs
OE ₄	I ₁₂ -I ₁₅	O ₁₂ -O ₁₅
L	L	L
L	н	н
н	Х	Z

L = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance

Functional Description

The 74ALVC16244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation.The 3-STATE out-

Logic Diagram

puts are controlled by an Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

OE:

0,

012-1

Absolute Maximum Ratings(Note 4)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V _O) (Note 5)	-0.5V to V _{CC} +0.5V
DC Input Diode Current (IIK)	
$V_{I} < 0V$	–50 mA
DC Output Diode Current (I _{OK})	
$V_{O} < 0V$	–50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C

Recommended Operating

Conditions (Note 6)

Power Supply	
Operating	1.65V to 3.6V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Free Air Operating Temperature (T _A)	-40°C to +85°C
Minimum Input Edge Rate (\trace{t}/\Delta V)	
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: $\rm I_O$ Absolute Maximum Rating must be observed, limited to 4.6V.

Note 6: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
Oymbol	rarameter	Conditions	(V)	WIIII	Max	onita
VIH	HIGH Level Input Voltage		1.65 - 1.95	$0.65 \times V_{CC}$		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V _{IL}	LOW Level Input Voltage		1.65 - 1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		I _{OH} = -6 mA	2.3	2.0		
		I _{OH} = -12 mA	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 3.6		0.2	
		$I_{OL} = 4 \text{ mA}$	1.65		0.45	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	V
		$I_{OL} = 12 \text{ mA}$	2.3		0.7	v
			2.7		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
l _l	Input Leakage Current	$0 \leq V_I \leq 3.6V$	3.6		±5.0	μA
l _{oz}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μA
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μA
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μA

AC Electrical Characteristics

Symbol Parameter			$\mathbf{T}_{\mathbf{A}} = -40^{\circ}\mathbf{C} \text{ to } +85^{\circ}\mathbf{C}, \mathbf{R}_{\mathbf{L}} = 500\Omega$							Units
		C _L = 50 pF				C _L = 30 pF				
Gymbol	rarameter	V _{CC} = 3.3	$3V \pm 0.3V$	V _{CC} =	2.7V	V _{CC} = 2.	$5V \pm 0.2V$	V _{CC} = 1.8	$V \pm 0.15V$	onita
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay	1.3	3	1.5	3.5	1.0	3.0	1.5	6.0	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.3	4.0	1.5	4.6	1.0	4.1	1.5	8.2	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.3	4.0	1.5	4.3	1.0	3.8	1.5	6.8	ns

Capacitance

Symbol	Parameter		Conditions	T _A = -	-25°C	Units
Symbol	Farameter		Conditions	Vcc	Typical	Units
C _{IN}	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance O	Outputs Enabled	$f = 10 \text{ MHz}, C_L = 0 \text{ pF}$	3.3	20	pF
				2.5	20	р

74ALVC16244

74ALVC16244




FIGURE 1. AC Test Circuit

Table 1: Values for Figure 1

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	VL
t _{PZH} , t _{PHZ}	GND

Table 2: Variable Matrix (Input Characteristics: f = 1MHz; t_r = t_f = 2ns; Z_0 = 50 Ω)

Symbol .	v _{cc}			
	$3.3V \pm 0.3V$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8V ± 0.15V
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V
VL	6V	6V	V _{CC} *2	V _{CC} *2




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic



74ALVC16244

